Figures

Figure 1

Schematic structure of heterobipolar transistor

Figure 2

Energy band diagram for biased transistor showing a barrier that blocks the escape of holes from base to emitter

(click for full image)

Figure 3

Cross sectional view of GaN/SiC heterojunction bipolar transistor

(click for full image)

Figure 4

Scanning electron microscopy image of and small transistors on a chip

Figure 5

Common base characteristics at room temperature as the emitter current increases in 10 mA steps from 0 to 100 mA.

(click for full image)

Figure 6

High temperature measurement setup.

(click for full image)

Figure 7

Common base I-V characteristics at 520

(click for full image)

Figure 8

Current gain versus emitter current at indicated temperatures.

(click for full image)

Figure 9

Current gain as a function of temperature.

(click for full image)

top        text        endnotes

© 1996-2001 The Materials Research Society